SURF
Loading...
Searching...
No Matches
AdcDdrPatternTester.rtl Architecture Reference
Architecture >> AdcDdrPatternTester::rtl

Processes

comb  ( axilReadMaster , axilWriteMaster , fcoValid , fcoWord , r , rst , sampleIn , sampleValid )
seq  ( clk )

Constants

PN23_MIN_SAMPLES_C  positive := ( 23 / SAMPLE_WIDTH_G ) + 1
REG_INIT_C  RegType := ( start = > ' 0 ' , abort = > ' 0 ' , cfgAlternating = > ' 0 ' , cfgPn23 = > ' 0 ' , cfgReference = > ( others = > ' 0 ' ) , cfgChannelMask = > ( others = > ' 1 ' ) , cfgFcoMask = > ( others = > ' 1 ' ) , cfgDataMask = > ( others = > ' 1 ' ) , cfgPatternA = > ( others = > ' 0 ' ) , cfgPatternB = > ( others = > ' 1 ' ) , cfgSamples = > x " 00000100 " , cfgTimeout = > x " 00000100 " , busy = > ' 0 ' , done = > ' 0 ' , timedOut = > ' 0 ' , configError = > ' 0 ' , aborted = > ' 0 ' , phaseAcquired = > ' 0 ' , expectedPhase = > ' 0 ' , allChannelsPass = > ' 0 ' , allFcoPass = > ' 0 ' , alternating = > ' 0 ' , pn23 = > ' 0 ' , referenceChannel = > ( others = > ' 0 ' ) , channelMask = > ( others = > ' 0 ' ) , fcoMask = > ( others = > ' 0 ' ) , dataMask = > ( others = > ' 0 ' ) , patternA = > ( others = > ' 0 ' ) , patternB = > ( others = > ' 0 ' ) , requestedSamples = > ( others = > ' 0 ' ) , noValidTimeout = > ( others = > ' 0 ' ) , noValidCount = > ( others = > ' 0 ' ) , referenceWord = > ( others = > ' 0 ' ) , expectedWord = > ( others = > ' 0 ' ) , sampleErrorBits = > ( others = > ( others = > ' 0 ' ) ) , pnHistory = > ( others = > ' 0 ' ) , pnHistoryCount = > 0 , completionSeq = > ( others = > ' 0 ' ) , checkedSamples = > ( others = > ' 0 ' ) , channelPassed = > ( others = > ' 0 ' ) , fcoPassed = > ( others = > ' 0 ' ) , fcoSeen = > ( others = > ' 0 ' ) , wordErrorCount = > ( others = > ( others = > ' 0 ' ) ) , bitErrorMask = > ( others = > ( others = > ' 0 ' ) ) , fcoErrorCount = > ( others = > ( others = > ' 0 ' ) ) , axilReadSlave = > AXI_LITE_READ_SLAVE_INIT_C , axilWriteSlave = > AXI_LITE_WRITE_SLAVE_INIT_C )

Signals

r  RegType := REG_INIT_C
rin  RegType

Records

RegType 

The documentation for this design unit was generated from the following file: