SURF  1.0
EthMacTxExportXlgmii.vhd
Go to the documentation of this file.
1 -------------------------------------------------------------------------------
2 -- File : EthMacTxExportXlgmii.vhd
3 -- Company : SLAC National Accelerator Laboratory
4 -- Created : 2016-09-13
5 -- Last update: 2017-05-10
6 -------------------------------------------------------------------------------
7 -- Description: 40GbE Export MAC core with XLGMII interface
8 -------------------------------------------------------------------------------
9 -- This file is part of 'SLAC Firmware Standard Library'.
10 -- It is subject to the license terms in the LICENSE.txt file found in the
11 -- top-level directory of this distribution and at:
12 -- https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html.
13 -- No part of 'SLAC Firmware Standard Library', including this file,
14 -- may be copied, modified, propagated, or distributed except according to
15 -- the terms contained in the LICENSE.txt file.
16 -------------------------------------------------------------------------------
17 
18 library ieee;
19 use ieee.std_logic_1164.all;
20 use ieee.std_logic_arith.all;
21 use ieee.std_logic_unsigned.all;
22 
23 use work.AxiStreamPkg.all;
24 use work.StdRtlPkg.all;
25 use work.EthMacPkg.all;
26 
27 --! @see entity
28  --! @ingroup ethernet_EthMacCore
30  generic (
31  TPD_G : time := 1 ns);
32  port (
33  -- Clock and Reset
34  ethClk : in sl;
35  ethRst : in sl;
36  -- AXIS Interface
39  -- XLGMII PHY Interface
40  phyTxd : out slv(127 downto 0);
41  phyTxc : out slv(15 downto 0);
42  phyReady : in sl;
43  -- Configuration
44  macAddress : in slv(47 downto 0);
45  -- Errors
46  txCountEn : out sl;
47  txUnderRun : out sl;
49 end EthMacTxExportXlgmii;
50 
51 architecture rtl of EthMacTxExportXlgmii is
52 
53 begin
54  -- Place holder for future code
56  phyTxd <= (others => '0');
57  phyTxc <= (others => '0');
58  txCountEn <= '0';
59  txUnderRun <= '0';
60  txLinkNotReady <= '0';
61 end rtl;
out macObSlaveAxiStreamSlaveType
std_logic sl
Definition: StdRtlPkg.vhd:28
in macAddressslv( 47 downto 0)
out phyTxdslv( 127 downto 0)
out phyTxcslv( 15 downto 0)
AxiStreamSlaveType :=(tReady => '1') AXI_STREAM_SLAVE_FORCE_C
in macObMasterAxiStreamMasterType
std_logic_vector slv
Definition: StdRtlPkg.vhd:29