SURF
Loading...
Searching...
No Matches
chksum_tb.behavior Architecture Reference
Architecture >> chksum_tb::behavior

Processes

clk_i_process 
stim_proc 
clk_i_process 
stim_proc 

Components

chksum 

Constants

clk_i_period  time := 10 ns

Signals

clk_i  std_logic := ' 0 '
rst_i  std_logic := ' 0 '
enable_i  std_logic := ' 0 '
strobe_i  std_logic := ' 0 '
init_i  std_logic_vector ( 15 downto 0 ) := ( others = > ' 0 ' )
data_i  std_logic_vector ( 63 downto 0 ) := ( others = > ' 0 ' )
chksum_o  std_logic_vector ( 15 downto 0 )
valid_o  std_logic
check_o  std_logic

Instantiations

uut  chksum
uut  chksum

The documentation for this design unit was generated from the following files: