SURF
Loading...
Searching...
No Matches
RoCEv2EthMacRx Entity Reference
Inheritance diagram for RoCEv2EthMacRx:
Collaboration diagram for RoCEv2EthMacRx:

Entities

RoCEv2EthMacRx.mapping  architecture

Libraries

ieee 
surf 

Use Clauses

std_logic_1164 
std_logic_arith 
std_logic_unsigned 
AxiStreamPkg  Package <AxiStreamPkg>
StdRtlPkg  Package <StdRtlPkg>
EthMacPkg  Package <EthMacPkg>

Generics

TPD_G  time := 1 ns
RST_POLARITY_G  sl := ' 1 '

Ports

ethClk   in   sl
ethRst   in   sl
obCsumMaster   in   AxiStreamMasterType
ibBypassMaster   out   AxiStreamMasterType

The documentation for this design unit was generated from the following file:
  • ethernet/RoCEv2/rtl/RoCEv2EthMacRx.vhd