Pgp4Tx Entity Reference

Inheritance diagram for Pgp4Tx:

Collaboration diagram for Pgp4Tx:

Entities
Pgp4Tx.rtl	architecture

Libraries
ieee
surf

Use Clauses
std_logic_1164
std_logic_unsigned
std_logic_arith
StdRtlPkg	Package <StdRtlPkg>
AxiStreamPkg	Package <AxiStreamPkg>
SsiPkg	Package <SsiPkg>
Pgp4Pkg	Package <Pgp4Pkg>

Generics
TPD_G	time := 1 ns
RST_ASYNC_G	boolean := false
NUM_VC_G	integer range 1 to 16 := 1
CELL_WORDS_MAX_G	integer := 256
RX_CRC_PIPELINE_G	natural range 0 to 1 := 0
MUX_MODE_G	string := " INDEXED "
MUX_TDEST_ROUTES_G	Slv8Array := ( 0 = > " -------- " )
MUX_TDEST_LOW_G	integer range 0 to 7 := 0
MUX_ILEAVE_EN_G	boolean := true
MUX_ILEAVE_ON_NOTVALID_G	boolean := true

Ports
pgpTxClk	in	sl
pgpTxRst	in	sl
pgpTxIn	in	Pgp4TxInType := PGP4_TX_IN_INIT_C
pgpTxOut	out	Pgp4TxOutType
pgpTxMasters	in	AxiStreamMasterArray ( NUM_VC_G- 1 downto 0 )
pgpTxSlaves	out	AxiStreamSlaveArray ( NUM_VC_G- 1 downto 0 )
locRxFifoCtrl	in	AxiStreamCtrlArray ( NUM_VC_G- 1 downto 0 )
locRxLinkReady	in	sl
remRxFifoCtrl	in	AxiStreamCtrlArray ( NUM_VC_G- 1 downto 0 )
remRxLinkReady	in	sl
phyTxActive	in	sl
phyTxReady	in	sl
phyTxValid	out	sl
phyTxStart	out	sl
phyTxData	out	slv ( 63 downto 0 )
phyTxHeader	out	slv ( 1 downto 0 )

---

The documentation for this design unit was generated from the following files:

• build/SRC_VHDL/surf/Pgp4Tx.vhd
• protocols/pgp/pgp4/core/rtl/Pgp4Tx.vhd