SURF
Loading...
Searching...
No Matches
Pgp3Gtp7TxGearbox.rtl Architecture Reference
Architecture >> Pgp3Gtp7TxGearbox::rtl

Processes

comb  ( fifoData , fifoValid , phyTxRstFast , r )
seq  ( phyTxClkFast )

Constants

REG_INIT_C  RegType := ( fifoRead = > ' 0 ' , txHeader = > ( others = > ' 0 ' ) , txSequence = > ( others = > ' 0 ' ) , txData = > ( others = > ' 0 ' ) )

Signals

r  RegType := REG_INIT_C
rin  RegType
writeEnable  sl
almostFull  sl
slaveReady  sl
fifoRead  sl
fifoValid  sl
fifoData  slv ( 65 downto 0 )

Records

RegType 

Instantiations

u_fifoasync  FifoAsync <Entity FifoAsync>

The documentation for this design unit was generated from the following file: