Pgp2fcLane Entity Reference

Inheritance diagram for Pgp2fcLane:

Collaboration diagram for Pgp2fcLane:

Entities
Pgp2fcLane.Pgp2fcLane	architecture

Libraries
ieee
surf

Use Clauses
std_logic_1164
std_logic_arith
std_logic_unsigned
StdRtlPkg	Package <StdRtlPkg>
Pgp2fcPkg	Package <Pgp2fcPkg>
AxiStreamPkg	Package <AxiStreamPkg>
SsiPkg	Package <SsiPkg>

Generics
TPD_G	time := 1 ns
FC_WORDS_G	integer range 1 to 8 := 1
VC_INTERLEAVE_G	integer := 1
PAYLOAD_CNT_TOP_G	integer := 7
NUM_VC_EN_G	integer range 1 to 4 := 4
TX_ENABLE_G	boolean := true
RX_ENABLE_G	boolean := true

Ports
pgpTxClkEn	in	sl := ' 1 '
pgpTxClk	in	sl := ' 0 '
pgpTxClkRst	in	sl := ' 0 '
pgpTxIn	in	Pgp2fcTxInType := PGP2FC_TX_IN_INIT_C
pgpTxOut	out	Pgp2fcTxOutType
pgpTxMasters	in	AxiStreamMasterArray ( 3 downto 0 ) := ( others = > AXI_STREAM_MASTER_INIT_C )
pgpTxSlaves	out	AxiStreamSlaveArray ( 3 downto 0 )
phyTxLaneOut	out	Pgp2fcTxPhyLaneOutType
phyTxReady	in	sl := ' 0 '
pgpRxClkEn	in	sl := ' 1 '
pgpRxClk	in	sl := ' 0 '
pgpRxClkRst	in	sl := ' 0 '
pgpRxPhyRst	in	sl := ' 0 '
pgpRxIn	in	Pgp2fcRxInType := PGP2FC_RX_IN_INIT_C
pgpRxOut	out	Pgp2fcRxOutType
pgpRxMasters	out	AxiStreamMasterArray ( 3 downto 0 )
pgpRxMasterMuxed	out	AxiStreamMasterType
pgpRxCtrl	in	AxiStreamCtrlArray ( 3 downto 0 ) := ( others = > AXI_STREAM_CTRL_UNUSED_C )
phyRxLaneIn	in	Pgp2fcRxPhyLaneInType
phyRxReady	in	sl := ' 0 '
phyRxInit	out	sl

---

The documentation for this design unit was generated from the following file:

• protocols/pgp/pgp2fc/core/rtl/Pgp2fcLane.vhd