SURF
Loading...
Searching...
No Matches
Pgp2bTxSched Entity Reference
+ Inheritance diagram for Pgp2bTxSched:

Entities

Pgp2bTxSched.Pgp2bTxSched  architecture
 

Libraries

ieee 
surf 

Use Clauses

std_logic_1164 
std_logic_arith 
std_logic_unsigned 
StdRtlPkg  Package <StdRtlPkg>
Pgp2bPkg  Package <Pgp2bPkg>

Generics

TPD_G  time := 1 ns
VC_INTERLEAVE_G  integer := 1
NUM_VC_EN_G  integer range 1 to 4 := 4

Ports

pgpTxClkEn   in   sl := ' 1 '
pgpTxClk   in   sl
pgpTxClkRst   in   sl
pgpTxFlush   in   sl
pgpTxLinkReady   in   sl
schTxSOF   in   sl
schTxEOF   in   sl
schTxIdle   out   sl
schTxReq   out   sl
schTxAck   in   sl
schTxTimeout   out   sl
schTxDataVc   out   slv ( 1 downto 0 )
vc0FrameTxValid   in   sl
vc1FrameTxValid   in   sl
vc2FrameTxValid   in   sl
vc3FrameTxValid   in   sl
vc0RemAlmostFull   in   sl
vc1RemAlmostFull   in   sl
vc2RemAlmostFull   in   sl
vc3RemAlmostFull   in   sl

The documentation for this design unit was generated from the following file: