Loading...
Searching...
No Matches
IpV4EngineCoreTb Entity Reference
Inheritance diagram for IpV4EngineCoreTb:Entities | |
| IpV4EngineCoreTb.rtl | architecture |
Libraries | |
| ieee | |
| surf | |
Use Clauses | |
| std_logic_1164 | |
| std_logic_unsigned | |
| std_logic_arith | |
| StdRtlPkg | Package <StdRtlPkg> |
| AxiStreamPkg | Package <AxiStreamPkg> |
| SsiPkg | Package <SsiPkg> |
| EthMacPkg | Package <EthMacPkg> |
Generics | |
| TPD_G | time := 1 ns |
| LOCAL_MAC_G | slv ( 47 downto 0 ) |
| LOCAL_IP_G | slv ( 31 downto 0 ) |
| REMOTE_MAC_G | slv ( 47 downto 0 ) |
| REMOTE_IP_G | slv ( 31 downto 0 ) |
| MAX_CNT_G | natural |
| UDP_LEN_G | natural |
Ports | ||
| obProtocolMaster | out | AxiStreamMasterType |
| obProtocolSlave | in | AxiStreamSlaveType |
| ibProtocolMaster | in | AxiStreamMasterType |
| ibProtocolSlave | out | AxiStreamSlaveType |
| arpReqMaster | out | AxiStreamMasterType |
| arpReqSlave | in | AxiStreamSlaveType |
| arpAckMaster | in | AxiStreamMasterType |
| arpAckSlave | out | AxiStreamSlaveType |
| passed | out | sl |
| failed | out | sl |
| clk | in | sl |
| rst | in | sl |
The documentation for this design unit was generated from the following file:
- ethernet/IpV4Engine/tb/IpV4EngineCoreTb.vhd
