FIFO20.rtl Architecture Reference

Architecture >> FIFO20::rtl

Processes
PROCESS_120	( CLK )

Signals
fullReg	sl
emptyReg	sl

---

The documentation for this design unit was generated from the following file:

• ethernet/RoCEv2/blue-lib/FIFO20.vhd