DspPreSubMult Entity Reference

Inheritance diagram for DspPreSubMult:

Collaboration diagram for DspPreSubMult:

Entities
DspPreSubMult.rtl	architecture

Libraries
ieee
surf

Use Clauses
std_logic_1164
numeric_std
StdRtlPkg	Package <StdRtlPkg>

Generics
TPD_G	time := 1 ns
RST_POLARITY_G	sl := ' 1 '
RST_ASYNC_G	boolean := false
USE_DSP_G	string := " yes "
PIPE_STAGES_G	natural range 0 to 1 := 0
A_WIDTH_G	natural := 12
B_WIDTH_G	natural := 16
C_WIDTH_G	natural := 17

Ports
clk	in	sl
rst	in	sl := not ( RST_POLARITY_G )
ibValid	in	sl := ' 1 '
ibReady	out	sl
ain	in	slv ( A_WIDTH_G- 1 downto 0 )
bin	in	slv ( B_WIDTH_G- 1 downto 0 )
cin	in	slv ( C_WIDTH_G- 1 downto 0 )
obValid	out	sl
obReady	in	sl := ' 1 '
pOut	out	slv ( B_WIDTH_G+ C_WIDTH_G downto 0 )

---

The documentation for this design unit was generated from the following file:

• dsp/fixed/DspPreSubMult.vhd