Architecture >> AxiStreamFlush::rtl
|
comb | ( axisRst , flushEn , mAxisCtrl , r , sAxisMaster ) |
seq | ( axisClk , axisRst ) |
comb | ( axisRst , flushEn , mAxisCtrl , r , sAxisMaster ) |
seq | ( axisClk , axisRst ) |
|
REG_INIT_C | RegType := ( state = > IDLE_S , obMaster = > axiStreamMasterInit ( AXIS_CONFIG_G ) , ibSlave = > AXI_STREAM_SLAVE_INIT_C ) |
|
r | RegType := REG_INIT_C |
rin | RegType |
The documentation for this design unit was generated from the following files:
- axi/axi-stream/rtl/AxiStreamFlush.vhd
- build/SRC_VHDL/surf/AxiStreamFlush.vhd