SURF
Loading...
Searching...
No Matches
AxiReadPathMux Entity Reference

Entities

AxiReadPathMux.structure  architecture
 

Libraries

ieee 
surf 

Use Clauses

std_logic_1164 
std_logic_arith 
std_logic_unsigned 
StdRtlPkg  Package <StdRtlPkg>
ArbiterPkg  Package <ArbiterPkg>
AxiPkg  Package <AxiPkg>

Generics

TPD_G  time := 1 ns
NUM_SLAVES_G  integer range 1 to 32 := 4

Ports

axiClk   in   sl
axiRst   in   sl
sAxiReadMasters   in   AxiReadMasterArray ( NUM_SLAVES_G- 1 downto 0 )
sAxiReadSlaves   out   AxiReadSlaveArray ( NUM_SLAVES_G- 1 downto 0 )
mAxiReadMaster   out   AxiReadMasterType
mAxiReadSlave   in   AxiReadSlaveType

The documentation for this design unit was generated from the following files: