SURF
Loading...
Searching...
No Matches
Arbiter Entity Reference
+ Inheritance diagram for Arbiter:

Entities

Arbiter.rtl  architecture
 

Libraries

ieee 
surf 

Use Clauses

std_logic_1164 
std_logic_arith 
std_logic_unsigned 
StdRtlPkg  Package <StdRtlPkg>
ArbiterPkg  Package <ArbiterPkg>

Generics

TPD_G  time := 1 ns
RST_POLARITY_G  sl := ' 1 '
RST_ASYNC_G  boolean := false
REQ_SIZE_G  positive := 16

Ports

clk   in   sl
rst   in   sl := not RST_POLARITY_G
req   in   slv ( REQ_SIZE_G- 1 downto 0 )
selected   out   slv ( bitSize ( REQ_SIZE_G- 1 ) - 1 downto 0 )
valid   out   sl
ack   out   slv ( REQ_SIZE_G- 1 downto 0 )

The documentation for this design unit was generated from the following files: